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Abstract--With the increase of processor-memory 
performance gap, it has become important to gauge the 
performance of cache architectures so as to evaluate their 
impact on energy requirement and throughput of the 
system. Multilevel caches are found to be increasingly 
prevalent in the high-end processors. Additionally, the 
recent drive towards multicore systems has necessitated 
the use of multilevel cache hierarchies for shared memory 
architectures. This paper presents simplified and 
accurate mathematical models to estimate the energy 
consumption and the impact on throughput for multilevel 
caches for single core systems. 
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I. INTRODUCTION 
Cache memories were primarily introduced to 
bridge the gap between processor and memory 
performance. With the processors operating at 
remarkable speeds and DRAM speeds operating at 
fraction of that, multilevel cache hierarchies provided a 
viable solution to keep up the trend of the Dave 
House’s revision of Moore’s law predicting that 
computer performance will double every 18 months 
[1]. The mathematical models presented in this paper 
analyze the energy consumption and throughput for 
multilevel data cache using PowerPC750, and 
UltraSPARC-II processors. The throughput model was 
validated using SIMICS full system simulator and 
energy model using per cycle energy consumption 
statistics presented in the processor datasheet. The 
models are multilevel extension of the single level 
models presented by the authors in [2-4]. The aim of 
this research is to propose simplified mathematical 
models for multilevel cache so in the future 
multiprocessor configurations could be evaluated using 
them, in a resource constrained environment such as 
the system itself. 
The rest of this paper is divided into five sections. 
In the following section related work is discussed. The 
energy and throughput models for multilevel cache are 
introduced in section 3. In the fourth section the 
models are validated using a two level cache hierarchy, 
and the final section presents the conclusion. 
II. RELATED WORK 
This section presents the related research findings 
in the area of cache performance estimation and its 
usage for various applications.  
Lim et al. [5] have proposed a set of equations to 
estimate accurately worst case time analysis (WCTA) 
for RISC processors. Their models detail the 
pipelining, instruction cache and data cache effects on 
real-timeliness of the system. Another reference of 
timing models is the work by Peuto et al. [6], in which 
the authors proposed an instruction timing model 
accounting cache effects. Taha et al. [7] presented an 
instruction throughput model of Superscalar 
processors. Their model include parameters such as 
superscalar width, depth of pipeline, instruction fetch 
mechanism (in-order/out-of-order), branch predictor, 
central issue window width, number of functional units 
their latencies and throughputs, re-order buffer width 
and cache size and latency etc.  Their model resulted in 
errors up to 5.5% when compared to the SimpleScalar 
simulator [8]. Wada et al. [9] proposed detailed circuit 
level analytical access time model for on-chip cache 
memories. The model takes inputs such as number of 
tag/data array per word/bit line etc. On comparing with 
SPICE results the model gives 20% error for an 8 ns 
access time cache memory.  
Simunic et al. [10] proposed analytical models for 
energy estimation in embedded systems. The per cycle 
energy model presented in their work comprises 
components such as energy consumption of processor, 
memory, interconnects and pins, DC-to-DC converters 
and level two (L2) cache. The model validation was 
performed using integrated simulator of ARM SDK 
[11]. This was found to be within 5% of the hardware 
measurements for the same operating frequency. The 
models presented in their work holistically analyze the 
embedded system power and do not estimate energy 
consumption for individual components of a processor. 
Kamble et al. in [12] also presented detailed cache 
energy model. The analytical models for conventional 
caches were found to be accurate to within 2% error. 
However, the technique over–predicts the power 
dissipations of low–power caches by as much as 30%. 
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Revisiting the models in [13] the authors found them to 
be accurate within 20% for low power caches upon 
comparing with their designed simulator CAche Power 
Estimator (CAPE) for the simulated execution of 
several SPEC95 benchmarks. Li et al. [14] proposed a 
full system energy model comprising of cache, main 
memory, and software energy components. Their work 
also details a framework to assess and optimize energy 
dissipation of embedded systems. Tiwari et al. [15] 
proposed an instruction level energy model estimating 
energy consumed in individual pipeline stages. An 
identical methodology was applied in [16] by the 
authors to study the effects of cache enabling and 
disabling. 
A simulator for analyzing cache energy dissipation 
called CAche Power Estimator (CAPE) was developed 
by Kamble et al. based on the mathematical models 
they proposed [12, 13]. Based on these models another 
tool named INCAPE was developed by Korkmaz et al. 
[17]. This simulator is capable of estimating energy 
dissipation for complete memory hierarchy including 
multilevel cache system. Another widely referred, open 
source tool is CACTI (cache access and cycle time 
model) [18] by HP Laboratories Inc. It provides 
thorough, near accurate memory access time and 
energy estimates. However it is not a trace driven 
simulator, so energy consumption resulting in number 
of hits or misses is not accounted for a particular 
application. Magnusson et al. [19] presented SIMICS, 
a full system simulation tool. The simulator is targeted 
to provide accurate timing profile, but presently does 
not support energy profiling of the target platforms. 
Austin et al. [8] presented SimpleScalar another full 
system virtualization platform. The tool uses an 
execution-driven simulation technique that reproduces 
a device’s internal operation. Exploiting SimpleScalar 
interface, Brooks et al. [20] developed a tool called 
Wattch for architectural level power analysis. It 
maintains accuracy within 10% as compared to results 
of circuit level power analysis tools. A further addition 
to this was done by Flores et al. [21] by proposing 
Sim-PowerCMP for chip multiprocessors. The tool 
estimates both dynamic and leakage power for CMP 
architectures based on a Linux x86 model of RSIM 
[22] presented by Hughes et al.   
III. THE CACHE ENERGY AND THROUGHPUT MODELS  
This section presents the energy and throughput 
models for a two-level cache hierarchy. 
A. Energy Model  
If ,  , and  is the energy consumed by 
instruction, data  and level 2 (L2) cache operations,      
 is the Energy consumed by the instructions 
which do not require data memory access, and  
the leakage energy of the processor, then the total 
energy consumption of the code  in Joules [J] can 
be defined as, 
 
 Where, 
 (1) 
L1 Instruction Cache  
 (2) 
 (3) 
 (4) 
L1 Data Cache  
 (5) 
 (6) 
 (7) 
 (8) 
L2 Cache  
 (9) 
 (10) 
 (11) 
 (12) 
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In the above equations , , and 
  denote the read, write and miss penalty energy 
of the corresponding cache x (i.e. instruction, data or 
L2 cache). The read and write cycle energy per cache 
access is denoted by   and . The 
number of data read and write transactions of the cache 
(including all hits and miss) is denoted by  and 
. Furthermore , ,  
denote the L2 cache’s instruction fetch, data read and 
data write transactions respectively. The processor’s 
per cycle energy consumption is denoted by ; 
, ,  and  denote the 
read/write miss penalty (in terms of number of cycles) 
and their corresponding miss rates. The energy 
consumed in L2 cache to data and code memory is 
denoted by  and  that could also be 
calculated by multiplying the number of memory 
accesses with their read and write cycles energy. 
The idle mode leakage energy of the processor 
 can be calculated as  
 
, (13) 
  
 
where  [Sec] is the total time for which processor 
was idle. 
B. Throughput Model 
If , , and  is the time taken in instruction, 
data  and level 2 (L2) cache operations, and   the 
time taken in execution of cache access instructions 
[Sec], and  the time taken in 
read, write and miss penalty for cache x; then the 
total time taken by an application could be estimated as 
 
 (14) 
Furthermore,  
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 (17) 
L1 Data Cache  
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L2 Cache  
 (22) 
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and,  
 
 
 
 
(26) 
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where ,  is the time taken per cache 
read and write cycle and  is the processor cycle 
time in seconds [sec].  
 
TABLE I. PROCESSOR PARAMETERS 
Parameter Value 
Processor PowerPC750 UltraSPARC II 
Execution mode In-order In-order 
Clock frequency [MHz] 373.5 168 
Cycle Time [ns] 2.68 5.95 
Fabrication Technology [μm] 0.2 0.35 
Vdc [V] 2.2 3.3 
Operating current IDD [A] 2 9.4 
Energy per Cycle [nJ] 11.8 185 
Operating System MontaVista Linux 2.1 Fedora Core 3 
 
IV. MODEL VALIDATION 
To validate the accuracy of the proposed models, 
Virtutech’s SIMICS full system simulator was used to 
simulate two processor models i.e. IBM PowerPC750 
[23] and Sun UltraSPARC-II . Although the SIMICS 
PowerPC750 and UltraSPARC-II [24] default 
configurations do not have a cache component, a two 
level cache hierarchy was introduced into the models 
to replicate the actual L1 and L2 cache of the said 
processor. The L1 and L2 cache sizes were selected as 
per datasheet of the processors. For L2 cache, a 256 
KB (32K x 8) high speed CMOS SRAM [25] was used 
and data and code memory were selected as 4MB 
(512K x 8) CMOS SRAM [26], and 256KB (32K x 8) 
EEPROM [27]. The cache parameters are specified in 
Table 2. The cache access time and energy per access 
information was taken from CACTI 4.0.  
To evaluate the cache performance various 
applications from MiBench [28] benchmarking tool 
suite have been selected (see Table 3 for the 
description). The energy and throughput model results 
are shown in Figures 1 and 2. The energy and 
throughput model for PowerPC platform resulted in an 
error up to 3%, whereas that of UltraSPARC-II was 
6.5% and 9% respectively. The actual timing values 
are observed from SIMICS simulation, and the energy 
consumption information was taken from per cycle 
energy consumption energy information of 
PowerPC750 and UltraSPARC-II datasheets.  
TABLE II. CACHE SIMULATOR DATA 
CACTI Data 
 
L1 I-Cache 
PowerPC750  UltraSPARC II 
Cache Size [KBytes] 32  Cache Size [KBytes] 16 
Line Size [Bytes] 32  Line Size [Bytes] 32 
Number of Lines 1024  Number of Lines 512 
R/W Ports 1  R/W Ports 1 
Associativity 8  Associativity 2 
Miss Penalty[cycles] 7  Miss Penalty[cycles] 10 
Read ports 0  Read ports 0 
Write ports 0  Write ports 0 
Access Time [ns] 1.82  Access Time [nSec] 2.91 
Cycle Time [ns] 1.04  Cycle Time [nSec] 1.58 
Read Energy [nJ] 0.725  Read Energy [nJ] 0.49 
 
L1 D-Cache 
PowerPC750   UltraSPARC II  
Cache Size [KBytes] 32  Cache Size [KBytes] 16 
Line Size [Bytes] 32  Line Size [Bytes] 32 
Number of Lines 1024  Number of Lines 512 
R/W Ports 1  R/W Ports 1 
Associativity 8  Associativity 2 
Miss Penalty[cycles] 7  Miss Penalty[cycles] 10 
Read ports 0  Read ports 0 
Write ports 0  Write ports 0 
Access Time [ns] 1.82  Access Time [nSec] 2.94 
Cycle Time [ns] 1.04  Cycle Time [nSec] 1.64 
Read Energy [nJ] 0.725  Read Energy [nJ] 0.48 
Write Energy [nJ] 0.067  Write Energy [nJ] 0.186 
 
The higher error for UltraSPARC-II could be 
attributed for its being a server class processor with 
significant energy and throughput contributions from 
I/O bus operations etc. 
V. CONCLUSION 
In this paper multilevel cache energy and 
throughput models were introduced. The models 
require a significantly smaller number of parameters as 
compared to the existing methods discussed in related 
work. Additionally, the parameters can be easily 
obtained using the techniques adopted in the validation 
of the models. The models were validated with a two 
level cache model of PowerPC750 and Ultra SPARC-
II processor, using standard benchmark applications 
and simulation tools. The results were found to be 3% 
accurate for PowerPC, whereas for UltraSPARC-II was 
6.5% and 9% for energy and throughput models 
respectively when compared against the simulator data.  
In the future these models are to be extended for 
multicore architectures and may be applied in real-time 
adaptive memory systems, where an accurate estimate 
of throughput and energy consumption for cache is 
required. 
4
 Table III. Benchmark applications from MiBench 
Benchmark Description 
Quicksort Quick Sort algorithm with large dataset of 50000 three-tuples representing points of data. 
Basicmath  
 
Basic math operations such as cubic function solving, integer square root and angle conversions from degrees to radians. 
The input data is a fixed set of constants. 
Bitcount The bit count algorithm counts the number of bits in an array of integers with input dataset of 1200000 integers. 
String Search A case insensitive Pratt-Boyer-Moore string search implementation with a dataset of more than 2600 phrases. 
Dijkstra Constructs a large graph in an adjacency matrix representation and then calculates the shortest path between every pair of 
nodes for a data input of 10000 integers.  
Patricia Patricia tries are used to represent routing tables in network applications. The input data for this is a list of IP traffic from a 
highly active web server for a 2 hour period. 
SHA Secure hash algorithm that produces a 160-bit message digest for a given input. The input dataset is more than 3240000 
ASCII characters. 
CRC A 32 bit Cyclic Redundancy Check implementation with large input dataset. 
FFT Fast Fourier Transform on an array of 8 waves each of 32768 points. 
 
 
 
  
Figure 1. Energy and Throughput for various benchmarks on PowerPC platform 
 
 
  
Figure 2. Energy and Throughput for various benchmarks on UltraSPARC-II platform 
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